DC and small-signal physical models for the AlGaAs/GaAs high electron mobility transistor by Sarker, J. C. & Purviance, J. E.
3rd NASA Symposium on VLSI Design 1991
N94- 183,70
9.3.1
DC and Small-Signal Physical Models for the
AIGaAs/GaAs High Electron Mobility Transistor
J. C. Sarker and J. E. Purviance
NASA Space Engineering Research Center for VLSI System Design
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University of Idaho, Moscow, ID 83843
Abstract. Analytical and numerical models are developed for the microwave
small-slgnal performance_ such as transeonductanee_ gate-to-source capaci-
tance_ current gain cut-off frequency and the optimum cut-off frequency of the
AIGaAs/GaAs High Electron Mobility Transistor (HEMT), in both normal
and compressed transconductance regions. The validated I-V characteristics
and the small-slgnal performances of four HEMTs are presented.
Nomenclature
L : Gate length.
Z : Gate width.
#1 : Low field mobility of A1GaAs layer.
#2 : Low field mobility of two-dimensional electron gas.
d : Thickness of A1GaAs layer.
di : Thickness of undoped A1GaAs layer.
w : Width of undepleted region in A1GaAs layer.
Nd : Doping concentration of A1GaAs layer.
n, : Sheet concentration of two-dimensional electron gas.
n,o : Equilibrium Sheet concentration of two-dimensional electron gas.
e2 : Permittivity of A1GaAs.
Eel : Saturation electric field of A1GaAs.
Ecz : Saturation electric field of two-dimensional electron gas.
vs : Saturation velocity of two-dimensional electron gas.
: Charge control coefficient.
: Effective width of conduction channel.
Vtho : Threshold voltage for two-dimensional electron gas.
V_ : Built-in voltage of Schottky gate on A1GaAs layer.
Vp : Effective pinch-off voltage of A1GaAs layer.
1 Introduction
High frequency solid state technology has been moving towards the use of the high electron
mobility transistors in microwave and in high speed digital circuits because of its high
frequency operation and of its tolerance to many forms of radiation. Several workers
have been studying the GaAs HEMTs both theoretically and experimentally since its first
introduction in 1980 [1]. Over the past years, analytical, numerical and/or computer-alded
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Figure 1: Schematic Diagram of a Uniformly Doped A1GaAs/GaAs HEMT.
models have been reported by many authors. Bu{, because of the complexity in structure
of this device, VLSI circuit designers demand a more accurate and compact model for their
destgfi.
Among other workers, C.Z. Cil and S.Tansal [2], in i985, proposed an analytical model
which used the simple Trofimenkog-type velocity-field linear relation [3]. Their modeled
results agree very well with the experimental data. However, their model is good only for
the linear normal transconductance region; it does not cover the current saturation region
and also the parasitic conduction in the AiGaAs layer. But the computer-a_ded deaign
and simulation of the HEMT circuits demand a complete and more accurate model. In
1986, G.W. Wang and W.H. Ku [4] developed a compact but complete analytical model
which covers the whole operation range of the de characteristics. This model calculates
the I-V characteristics of four different HEMTs and compares the modeled results with the
experimental data. We have chosen their model as the basis for this work and from this
model we have developed analytical and numerical models to calculate the small--signal
performances, such as transconductance, gin, gate-to-source capacitance, C0, _ current gain
cut-offfrequeney, fr, and the optimum value of the cut-off frequency, fr(opt) before current
saturation occurs.
2 DC Model
The basic structure of a HEMT device is '_ ' ' ' .............. - .......slgmficantqy dflTerent from a conventional field
effect transistor. A cross sectional view of a uniformly doped A1GaAs/GaAs HEMT device
is shown in Figure 1.
At low gate voltage, it has only one current conduction channeibut at high gate voltage,
it has two conduction channels: one is the two-dimensional electron gas (2-DEG) in the
interface between A1GaAs and GaAs and the other _s the parasitic condUction-through th_
undepleted n+-A1GaAs layer, i£ the A]-GaAs layer is noi fully depleted by the Schottlty
gate and the heterojunction, t_hen the free Carriers Under the gate are the two-dimensional
electrons and the free electrons in the A1GaAs layer. The width of the undepleted AIGaAs
i:
m
m
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region can be approximated by [5]
2e2n.o ,/2 2 - O)
w _ d - di Ndd yqNd
By setting w = 0, the AIGaAs layer is completely depleted, one can obtain the critical
value of the gate voltage, Va as
V_ = Vc(w = O) = V_ - qNd(d - d,- noo_a (2)
2e2 Na "
The VG < V¢ defines the normal transconductance region where only the 2-DEG is
the current conduction channel and the Vc > V_ defines the compressed transconductance
region where both the 2-DEG and the undepleted A1GaAs layer are the current conduction
channels.
According to the charge control model [6], the sheet charge density of the 2-DEG can
be approximated as a linear function of gate voltage and channel voltage which is given by
n,(=) = Z(V_ - V(z) - V,h) (3)
where x is in the direction along the heterojunction.
In this dc model, for mathematical simplicity, the Trofimenkoff-type [3] electron velocity-
field relation has been used for both the 2-DEG channel and the A1GaAs parasitic con-
duction channel. The linear electron velocity-field can be related as
v(x) = I_E(z) (4)
I+E--_
E,
Here, E(x) is the electric field in the 2-DEG channel or in the undepleted A1GaAs layer
and Ec is the field at which the velocity of electrons reach the maximum value (saturation
velocity).
Using the charge control concept and the veloclty-field relationship described above,
the current conducting through the 2-DEG channel can be determined by
I_-DEC---- Zqn,(x)v(x) (5)
Similarly, the current through the undepleted A1GaAs layer can be determined by
L,,caA,= ZqNdw(=)v( ) (6)
Here, for simplicity, full ionization of the donor atoms has been assumed for the current
through the AIGaAs layer.
(A) I-V Equations in the Normal Transconductance Region
When the gate voltage is low, i.e. Va < V_, the normal transconductance region is formed.
This region is then divided into the linear (VD < V, at) and the saturation (VD >_ V,°t)
regions. The current-voltage relationship in two different regions can be derived as follows:
g.S.4
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Figure 2: Schematic Diagram Showing Current Saturation in the 2-DEG Channel.
(i) Normai Linear Region _'_ V, at)-
Introducing equations (3) and (4) in equation (_), and integrating Crom source to dran
along the 2-DEG channel, the current through the channel is
In - A(Va - Vth - v_,)Vn (7)
I+-_ u __ =-
where A =-_ -and B LEe2 are the model parameters; Va and Vn are the internal
gate and drain voltages.
(ii) Normal Saturation Region (Vn _ V, ot)
The velocity-field relation (equation (4)) allows the velocity to saturate when the electric
field approaches infinity. But physically it is impossible; so, the model assumed that the
velocity saturation occurs when B > E,. Therefore, from equation (4), the saturation
velocity at E = Eo is v, = 2v-_-:.
When the drain voltage, Vn becomes greater than the saturation voltage, V,_t the
situation becomes llke Figure 2. At z - L,, electric field exceeds saturation field, E,,
and the electron velocity saturates; and after this the electrons move with this constant
saturation velocity. Then, using V = V, at and a_- = E,2 at z = L,, equation (7) can be
written as
In - Z qfl # 2( Va - Vth -- v-v-_)V" : t2
(s)
Also from equations (3) and (5),the current in the saturation region can be written as
11)= Zqfl(Va- Vth- V,at)v,- Zqfl#2(Va- Vth V.,,t)E,2 (9)
2
Now, using the current continuity condition, equations (8) and (9) can be combined to
obtain
(1- K,)B(Vc- Vo,)
V.,. = (i - K,)B + (Vc - Vo,) (10)
_=
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where K, = h__. Generally, Lc and V,._ can be determined by solving a two-dlmensional
Poisson's equation which has the form in the velocity saturation region
02V
o_--__ _I_ (11)
' Here, 6 is the effective width of the conduction channel which is assumedwhere a = ,_.z---_"
to be invariant to the bias voltage as compared to Io and set to a constant. This Poisson's
equation is obtMned by neglecting the variation of carrier concentration in the direction
perpendicular to the channel and can be solved with boundary conditions V(L = L_) = V,o,
and E(L = L¢) = Ec. The final form of the solution becomes
v. - v.o_= __r.(L- L_)2 + Sc2(L- Lc) = CIDK_ + BK, (12)2
where C -- °L3 L22 -- 2,2Z_.6 is the third model parameter. Equations (10) and (12) can be
solved simultaneously to find K1 and V,,t :
K1 = -X + v/X2 +[2CA(Va- Vta)2-4B][1 +_--_]VD
CA(Vc_ Vta)2_ 2B (13)
where X = B+VD+VG--V,h. Then from equation (8), the saturation current equation can
be written as
_r_= A(Vc -V_h- v'") voo,2
1- K, + Y-_ (14)
(B) I-V Equations in the Compressed Transeonduetanee Region
When the gate voltage is high enough such that VG > Vc, the A1GaAs layer starts to conduct
current. This current conduction mechanism can be considered similar to a parasitic
MESFET and it is shown in Figure 3.
When w = 0 at x = L1, from equation (1) the voltage inside the channel is V -- Vo =
V,, - V_ + VG, where W is defined as
__ nao )2y_ = (d-d, (15)
When VD < Vo, the sheet carrier concentration, n, of the whole 2-DEG channel is
equal to its equilibrium value, n,o and it is independent of gate and drain voltage. The
2-DEG channel is then like a non-linear resistor with sheet concentration, n,o, while the
undepleted A1GaAs behaves like a MESFET. This equilibrium concentration is assumed
to be m_mum and is given by (from equation (3))
n,o = 3 (v_ - v_ - v,h) (16)
/,From the schematic diagram shown in Figure 3, the compressed transconductance
region can be divided into three different regions of operation :
(i) Linear Region I : VD < Vo
9.3.6
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Figure 3: Schematic Diagram Showing Current Saturation in the 2-DEG Channel and the
Parasitic Conduction through the AiGaAs Layer.
(ii) Linear Region II : Vo < Vo < ___
(_) Saturatio_Re,on :Tgv>f-ix.., _ .
Here, the assumption V, at >_ Vo has been made to allow division into various regions of
operation. This assumption is true for typicM HEMT device_.
(i) Linear Region I
For Vl) _< Vo, the current through the A1GaAs layer is derived as in the ease of the MESFET
and is given by
II = I + y_fE [vD_ __2(VbI-- VG-4- VD)Sl2--(Vbi -- VG)al2]
_q.t.a modelwhere E = zr-_(d - d_ - N,) and F = LEcx are two more parameters.
The current through the 2-DEG channel becomes
(17)
z_ = A(Ybi- _- Y_h)Yo
l+Za
B
(18)
The total current in this region of operation is the sum of these two currents : ID = I1 +/2.
(ii) Linear Region II
gFrom Figure 3, for VD > Vo, the current flowing through the 2-DEG channel is
/,From this equation
I2- Zq#2n,oVo
L, + _ (19)
L1 = Zq#2nooVo Vo
I2 E_2
Current through the A1GaAs layer can be obtained from equation (6) as
Z q_ l N, tw_
I1-- 1 dV
(20)
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Integrating this equation for V from 0 to Vo and for x from 0 to L1, and then using equation
(20) for L1, the final expression for current becomes
E [Vo - _(Vp - (Vb,_V_3/2 )]
11 = [_JCr%_ _ V", (21)
The derivation of the current expression in the 2-DEG is similar to the normal region.
But here, the limits of integration for V are from Vo to VD and for x from L1 to L. After
performing the integration and using equation (20) for L1, the current through the 2-DEG
channel can be obtained as
A[(Va - V,h -- v_z+_V-_V)( D - Vo) + (V_ - Vp- Vth)Vo]2
= I + YEa (22)
B
So, the total drain current is the sum of equations (21) and (22).
(iii) Saturation Region
For the saturation region, VD > V,,t, the current expression for the undepleted A1GaAs
layer is the same as the linear region II (equation (21)). The principle to find the satu-
ration voltage in this operating region is similar to that in the normal region except the
contribution from the parasitic conduction has to be taken into account. From the current
continuity at the interface of the velocity saturation region and the non-saturation region
(Figure 3), the saturation voltage can be obtained as
V,,t = [(1 - K1)B(Vc - Vth) + 2(VG - Vt_ + Vp)Vo- Vo2]
[(Va - Vth) + (1 - K,)B]
(23)
On the other hand, the solution of the Poisson's equation (equation (12)) in this region
becomes
CAK21 [(Vc - Vt_,)V..t - v@ _ (Vc - Vu + Vp)Vo + _V__]
VD - V,,,t = + BK, (24)
1- KI+ -_
By solving equations (23) and (24) iteratively, values of K1 and V,_t can be found. Once
K1 and V, at are found, the current through the 2-DEG channel can be obtained as
= A[(V - V,,,- )(V.o,- go)+ - V,,- (25)
i- KI + v-_
B
The total drain current is then the sum of equations (21) and (25).
In the subthreshold region of operation the charge control is not linear; so, in addition to
the model and physical parameters, a fitting parameter, D is used to model the threshold
voltage shift of the 2-DEG caused by the drain voltage. This simple threshold voltage
correction is given by
Vth = Vtho- D x Y D (26)
So, with the nine parameters A, B, C, E, F, Vp, Vtho, V_ and D, the I-V characteristics
of the A1GaAs/GaAs HEMT device can be modeled completely.
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3 Small-Signal Model
Evaluation and analysis of the small-signal performances of the HEMT are important for
the operation of microwave circuits. The HEMT is usually biased in the normal transcon-
ductance region without parasitic conduction for optimal low-noise and/or high-frequency
performance. Some of the small-signal parameters like transconductance, gate-to-source
capacitance, current gain cut-off frequency etc. can be derived analytically from this
model. The derivation of these parameters in the saturated normal region and also in the
compressed transconductance region is mathematically complicated and computation_lly
involves more CPU time. So, to determine these parameters in those regions of operation
a computationaUy efficient numerical technique has been used. Methods of determining of
these small-signal parameters are discussed in the next few subsections.
3,1 Transconductance, gm
The intrinsic transconductance, gm at constant drain voltage is defined as
gm _ OVa lv_=c_ot,,.t
The g,_ in the hnear normal region can be obtained analytically by differentiating drain
current (equation (7)) with respect to gate voltage :
O [ A (Va -- V,h -- -_ )VL)] A VD (27)g':-ovG
The transconductance increases with drain voltage before current saturation and is
inversely proportional to gate length and mobility degradation factor (1 + -_).
To calculate g,,, in the saturation region and in the compressed (both linear and sat-
uration) region, we differentiate the corresponding drain currents numerically. For this
numerical differentiation we have used the centered-finite-divided difference equation of
the form [7]
g.,(V_,) = Zv(VG,+,)- rv(V_,_,)
vc,+, - VG,_, (28)
Here, g,-,,(Va_) is the transconductance evaluated at the i t)` point.
3.2 Gate-to-Source Capacitance, Cg,
Gate-to-source capacitance, Cg, is defined, with the assumption Cgd << Cg,, as
OOr
c_, = Ovc
where QT is the total charge.
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In the normal region, the A1GaAs layer is completely depleted, so the Cgo is due only
to the two-dimensional electron gas. Thus, for the normal region
0[z ]ca,- oyc qn.(_)d_
Substituting equation (3) for n.(x) and then performing the integration, we get
°[J: ]C a, - O_rc q/3(Vc- V(x)- Vth)dx = AL2(2 + _E_)
_2
(29)
Calculation of gate-to-source capacitance in the saturation region is more complicated
because of complexity in the total charge calculation in the channel. The method we have
used to calculate the charge in the channel is given in detail in reference [8]. The final
expression of total charge, QT becomes
QT -- AL [(Vc - Vth)L- V.,,t(L- _)] (30)
where
Lc - V°,,tL AL(VG - Vth- -_)Vo,,t
B + &, (31)
In this equation, the saturation current, ID is calculated by using equation (14) at the
saturation voltage, Voat.
Once we know the total charge in the channel we can calculate the Ca° by using nu-
merical differentiation. The form of this differentiation is analogous to the g,_ equation
Ca,(Vc,) = QT(Vc,+,) - QT(Vc,_,)
Vc,+, - VG,_I (32)
Ideally, to calculate Ca, in the compressed region, the capacitance due to the charge
accumulated in the undepleted AIGaAs layer has to be added with the capacitance due to
the 2-DEG channel. But the calculation of the capacitance due to A1GaAs layer analyt-
ically from this model is not very straightforward. Moreover, this additional capacitance
contribution may not be very significant, particularly at high drain voltages. So, in this
work we have neglected this contribution compared to the capacitance due to the 2-DEG
channel charge. Therefore, equation (32) has also been used to calculate the gate-to-source
capacitances in the compressed transconductance region.
3.3 Current Gain Cut-off Frequency, fT
In microwave applications, the current gain cut-off frequency is the frequency used as an
indicator of the device speed. The conventional definition of fT is
gmfr-
2_Ca°
In the normal !_near region, we calculated fw analytically by using equations (27) and (29):
We again adopted the numerical techniques to calculate fT for normal saturated region
and both _aear and saturated compressed regions, This numerical expression is given by
fT(Va,) = gm(Va,) (34)
2.C,.( Vo,)
Here, the jeT, 9,,, and Cg, are calculated at the i th point.
3,4 Optimum Cut-off Frequency, fT(opt)
Another important parameter in microwave applications is the optimum frequency, jeT(opt).
This optimum frequency is defined as the maxi'mum value of the current gain cut-off fre-
quency just before current saturation occurs. Thus, in the normal transconductance region,
fT(opt) is approximated as
#2V..t (35)
fT(opt)= 2.v(1 + _)(2 + _)
Here, V',at, the value of the saturation voltage when current just starts to saturate, can be
evaluated by setting K1 = 0 in equation (10) :
V,,,,= B(VG -- V,h) (36)
B + (V_- Y,h)
4 Results and Discussion
4,1 The !-V Characteristics
To validate the de model we have developed a computer simulation program which cal-
culates the I-V characteristics over the entire region of operation. Using this simulation
program we have calculated .the I-V characteristics of all the four HEMTs, The device
physical parameters and the modeling parameters of these HEMTs, taken from reference
[4], are given in Table 1.
In the derivation of the drain current equations in section 2, the dc model does not
include the effects of parasitic source and drain resistances explicitly. These effects can be
taken into account in the model by solving the nonlinear equations which are given below
Yes = vc + I.(Vc, Vv)Rs (37)
and
V_s = y_ + x_(y_, y_,)(as + R_) (3s)
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Device
L(/_m)
Z(#m)
V,ho(V)
HEMT #1 (TRW #2078)
v,,(v)
A(mA/V 2)
B(v)
C(Zfl)
D
0.35
65
-0.017
HEMT #2
1.0
145
-0.901
HEMT #3 (GE #5410)'
0.25
100
-0.912
HEMT #4
1.0
1200
-2.389
Vp(V) 1.481 2.319
0.85 0.85
49.517 101.253 103.539 454.167
5.285 0.616 0.9481.604
0.583
7.0
7.0
8.341
0.015
5.9
0.992
0.092
81.825
2.154
4.6
6.0
E(mA/V)
F(V)
RsCn)
R (n) 6.0
0.201
0.008
542.663
3.04
1.0
1.0
Table 1: Physical and Model Parameters of the ttEMTs.
where Ves and VDS are the externally applied gate and drain voltages respectively; Rs
and RD are the parasitic source and drain resistances. These two equations were solved
iteratively in the program to find the values of VG and VD for given values of external
voltages VGS and VDs.
The HEMT _1 and #2 show only normal transconductance effects; only five model
parameters, Vtho, A, B, C and D are needed in the program to calculate the I-V relation.
With these parameter values and using equations (7), (10), (13), (14), (37) and (38), we
have developed a simulation program which calculates the drain-to-source current as a
function of external drain voltage for different external gate voltages.
Figure 4 shows the I-V curve of the HEMT #1. In the program, we have swept the
drain voltage from 0 to 3 volts with a 0.2 volts steps and calculated drain-to-source currents
for gate voltages Vcs = O, 0.1, 0.2, 0.3, 0.4 and 0.5 volts. As a comparison, we have also
plotted the experimental data obtained from reference [4]. From the figure, we can see a
nice agreement between our I-V results and the experimental data.
Simulated results along with experimental data [4,6] of the HEMT #2 are shown in
Figure 5. In this case the drain voltage was varied from 0 to 3 volts with 0.25 volts steps.
Drain currents for Vcs = -0.8, -0.6, -0.4, -0.2 and 0 volts were calculated. The low gate
bias curves agree very well with the experimental values. As the gate bias increases a small
deviation occurs near the linear and saturation transition region.
The I-V characteristics of the HEMT #3 and #4 (double heterojunction ttEMT) are
more complex because of the compressed transconductance effect (in addition to the normal
transconductance effect). Four additional parameters Vp, V_, E and F are needed to model
this effect. So, with the nine parameter values listed in Table 1 and using the equations
(17), (18) and (21-25), we have calculated the drain-to-source currents in the compressed
transconductance region. Equation (24) was rearranged such that /(1 can be written in
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Figure 6: Characteristics of HEMT #3
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Figure 7: I-V Characteristics of tIEMT #4
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Device
HEMT #i
HEMT #1
HEMT #2
Bias Condition
Normal Linear Region
VaS : 0.4V, VDS = 0.4V
Normal Saturation Region
VGs = 0.2V, VDS = 1.0V
Normal Linear Region
gGs = -0.2v, VDs = 0.5v
ID(mA)
3.677
1.376
12.389
g (ms) c,.(/F) .fT(CH=)
16.526 28.501 r 9_.283
10.868 6.5129 265.58
27.471 507.09 8.622
96.055
10.698
HEMT #2 Normal Saturation Region 15.461 31.098 134.89 36.692 -
Vos -" -0.2V, VDS = 1.0V
HEMT #3 2.517 "14.005 33.553 66.432 69.527
HEMT #3
HEMT #3
2.395
8.476
9.215
74.628
Normal Linear Region
Vas = -0.65v, V_s = o.2v
Normal Saturation Region
Vcs = -0.8V, VDS : 1.0V
Compressed Linear Region
V_s = --0.2V,VDS = 0.4V
14.513
6.699
16.924
1!6.277
Compressed Saturation Region
VGs = -0.4V, VDs = 1.0V
9.441
27.512
11.344
1583.0
244.66
548.7
38.750
237.45
11.89Normal Linear Region
VGs = -1.5V, VDs = 0.5v
HEMT #3
HEMT #4
HEMT #4 Normal Saturation Region 88.939 133.306 500.9 42.36
VGS = -1.5V, VDS = 1.0V
HEMT _4 Compressed Linear Region 188.287 48.913 1113.0 6.996
Vos = -0.5V, VDS = 1.0V
HEMT #4 Compressed Saturation Region 153.567 123.322 35.77
Vus -----1.0V, VDs = 1.0V
13.18
Table 2: Small-Signal Performances of the A1GaAs/GaAs HEMTs Calculated in this Work.
curves for four HEMTs were successfully calculated and compared with the experimental
data reported earlier [4,6].
In the second phase of the work, analytical and numerical methods were developed
to predict some of the important small-signal performances of these HEMTs. Based on
this new computer-alded model, the small-signal parameters, g,_, Cg,, fT and fr(opt)
were calculated and are presented in Table 2. The proposed small-signal model for the
A1GaAs/GaAs HEMT device may be useful to VLSI and microwave applications in future.
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terms of V,=t
-( B + VD) + _/( B + VD)2 + 4[C AY- B][(1 + Y-_ )(VD -- V,,t)]
K1 = 2{CAY- B} (39)
where Y = (Va- Vth)V,,_t- _2 - _2 • Equations (23) and (39) were solved iteratively in the
program by assuming an initial value of K1 = 0 to obtain V,,,t and then K1. After K1 and
Vo°t are known, the drain current through the 2-DEG channel in the saturation region is
calculated by using equation (25).
Figure 6 shows the I-V curve of the HEMT #3. Here, we have scanned the drain
voltage from 0 to 3 volts at a step of 0.2 volts for the gate voltages, Vas = -1.0, -0.8,
-0.6, -0.4, -0.2 and 0 volts. As we can see the modeled result agrees very well with the
experimental data [4].
Finally, we have calculated the I-V characteristics of a double hereto junction HEMT
(HEMT #4) and the results, along with the experimental data are shown in Figure 7.
These results also agree fairly well with the published measured data [4].
Two of the four HEMTs (HEMT #1 and #3) are sub-half-micron gate HEMTs. Un-
modeled short channel effects such as velocity overshoot and unmodeled hot carrier effects
may occur in these two HEMTs. It is reported that these effects start to become prominent
below 0.25#m gate length [9], therefore HEMT #3 may show considerable short channel
effect in the compressed transconductance region. Moreover, this dc model was originally
developed only for the single-heterojunction HEMT. But from our simulation results of
HEMT #4, which is a double-hereto junction HEMT, we found that this model also appears
to be good for the double-heterojunction HEMT.
4.2 Small-Signal Performance Calculation
Based on the equations derived in section 3 and the physical parameters listed in Table 1,
we have developed the simulation program which calculates the small-signal performances.
Using this program we have calculated ID, g,,, Cg,, fT and ]T(opt) as a function of gate
voltage keeping drain voltage fixed. Table 2 shows the small-signal parameter values for
all the four HEMTs for different drain and gate bias conditions.
This small-signal model has been developed in an academic environment, based on
a quasi-static approximation. The values of the small-signal parameters are essentially
theoretical and have not been rigorously validated in this work because of the unavailability
of the experimental data.
5 Conclusion
A complete analytical dc model for the uniformly doped A1GaAs/GaAs HEMT device
has extensively analyzed and validated independently. Based on the model a simulation
program was developed to calculate the I-V characteristics. Using this program, the I-V
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